This device patent shows ways to configure a ferroelectric transistor in a two-terminal configuration to create a resistive analog memory element. The configuration enables channel conductivity modulation via ferroelectric partial polarization.
This device patent shows ways to configure a ferroelectric transistor in a two-terminal configuration to create a resistive analog memory element. The configuration enables channel conductivity modulation via ferroelectric partial polarization.